Dual General Purpose Transistors

NPN/PNP Dual (Complementary)

This transistor is designed for general purpose amplifier applications. It is housed in the SOT–563 which is designed for low power surface mount applications.

Features

- Lead–Free Solder Plating
- Low $V_{CE(SAT)}$, <0.5 V
- These are Pb–Free Devices

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector – Emitter Voltage	V _{CEO}	-60	V
Collector – Base Voltage	V _{CBO}	-50	V
Emitter-Base Voltage	V _{EBO}	-6.0	V
Collector Current – Continuous	Ι _C	-100	mAdc

THERMAL CHARACTERISTICS

Characteristic (One Junction Heated)	Symbol	Max	Unit
Total Device Dissipation $T_A = 25^{\circ}C$ Derate above $25^{\circ}C$	P _D	357 (Note 1) 2.9 (Note 1)	mW mW/°C
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	350 (Note 1)	°C/W
Characteristic (Both Junctions Heated)	Symbol	Max	Unit
Total Device Dissipation $T_A = 25^{\circ}C$ Derate above $25^{\circ}C$	P _D	500 (Note 1) 4.0 (Note 1)	mW mW/°C
Thermal Resistance, Junction-to-Ambient	R_{\thetaJA}	250 (Note 1)	°C/W
Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. FR-4 @ Minimum Pad.



ON Semiconductor®

http://onsemi.com





SOT-563 CASE 463A STYLE 1

MARKING DIAGRAM



3Z = Specific Device Code M = Month Code = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_A = 25° C)

Characteristic	Symbol	Min	Тур	Max	Unit
Q1: PNP			-		-
Collector–Base Breakdown Voltage ($I_C = -50 \mu Adc, I_E = 0$)	V _{(BR)CBO}	-60	-	-	Vdc
Collector–Emitter Breakdown Voltage ($I_C = -1.0 \text{ mAdc}, I_B = 0$)	V _{(BR)CEO}	-50	-	-	Vdc
Emitter–Base Breakdown Voltage (I _E = –50 μAdc, I _E = 0)	V _{(BR)EBO}	-6.0	-	-	Vdc
Collector-Base Cutoff Current ($V_{CB} = -30 \text{ Vdc}, I_E = 0$)	I _{CBO}	-	-	-0.5	nA
Emitter–Base Cutoff Current (V _{EB} = -5.0 Vdc, I _B = 0)	I _{EBO}	-	-	-0.5	μΑ
Collector–Emitter Saturation Voltage (Note 2) ($I_C = -50$ mAdc, $I_B = -5.0$ mAdc)	V _{CE(sat)}	_	-	-0.5	Vdc
DC Current Gain (Note 2) ($V_{CE} = -6.0$ Vdc, $I_C = -1.0$ mAdc)	h _{FE}	120	-	560	_
Transition Frequency ($V_{CE} = -12$ Vdc, $I_C = -2.0$ mAdc, f = 30 MHz)	f _T	_	140	-	MHz
Output Capacitance (V _{CB} = -12 Vdc, I _E = 0 Adc, f = 1 MHz)	C _{OB}	-	3.5	-	pF
Q2: NPN					
Collector-Base Breakdown Voltage $(I_C = 50 \ \mu Adc, I_E = 0)$	V _{(BR)CBO}	60	-	-	Vdc
Collector-Emitter Breakdown Voltage ($I_C = 1.0$ mAdc, $I_B = 0$)	V _{(BR)CEO}	50	-	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 50 \ \mu Adc, I_E = 0$)	V _{(BR)EBO}	7.0	-	-	Vdc
Collector-Base Cutoff Current ($V_{CB} = 60 \text{ Vdc}, I_E = 0$)	I _{CBO}	-	-	0.5	μΑ
Emitter-Base Cutoff Current ($V_{EB} = 7.0 \text{ Vdc}, I_B = 0$)	I _{EBO}	-	-	0.5	μΑ
Collector-Emitter Saturation Voltage (Note 3) ($I_C = 50$ mAdc, $I_B = 5.0$ mAdc)	V _{CE(sat)}	_	_	0.4	Vdc
DC Current Gain (Note 3) (V _{CE} = 6.0 Vdc, I _C = 1.0 mAdc)	h _{FE}	120	_	560	-
Transition Frequency (V _{CE} = 12 Vdc, I _C = 2.0 mAdc, f = 30 MHz)	f _T	-	180	-	MHz
Output Capacitance (V _{CB} = 12 Vdc, I _C = 0 Adc, f = 1 MHz)	C _{OB}	-	2.0	-	pF


Pulse Test: Pulse Width ≤ 300 μs, D.C. ≤ 2%.
 Device mounted on a FR-4 glass epoxy printed circuit board using the minimum recommended footprint.

ORDERING INFORMATION


Device	Package Shipping [†]	
EMZ1DXV6T1	SOT-563*	4000 Units / Tape & Reel
EMZ1DXV6T1G	SOT-563*	4000 Units / Tape & Reel
EMZ1DXV6T5	SOT-563*	8000 Units / Tape & Reel
EMZ1DXV6T5G	SOT-563*	8000 Units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*This package is inherently Pb–Free.

TYPICAL ELECTRICAL CHARACTERISTICS – Q1, PNP




TYPICAL ELECTRICAL CHARACTERISTICS – Q2, NPN



PACKAGE DIMENSIONS

SOT-563, 6 LEAD CASE 463A-01 ISSUE F



NOTES

- 1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETERS 2.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.50	0.55	0.60	0.020	0.021	0.023	
b	0.17	0.22	0.27	0.007	0.009	0.011	
С	0.08	0.12	0.18	0.003	0.005	0.007	
D	1.50	1.60	1.70	0.059	0.062	0.066	
Е	1.10	1.20	1.30	0.043	0.047	0.051	
е	0.5 BSC			0.02 BSC			
L	0.10	0.20	0.30	0.004	0.008	0.012	
HE	1.50	1.60	1.70	0.059	0.062	0.066	


STYLE 1: PIN 1. EMITTER 1

BASE 1 COLLECTOR 2 2. 3. 4. EMITTER 2

BASE 2 5.

6. COLLECTOR 1

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.